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Various aspects of single-electron memory are discussed. In
particular, we analyze the single-electron charging by Fowler-
Nordheim tunneling, propose the idea of background charge
compensation, and discuss the defect-tolerant architecture
based on nanofuses.
It is a common wisdom now that because of the size
reduction of the components of integrated digital devices,
the effects of charge discreteness will eventually become
important. And there is a strong belief that the corre-
lated tunneling of single electrons1,2 in such ultradense
devices can provide the physical basis for the new prin-
ciple of their operation (see, e.g., Refs.3,4).
There are two main possible areas of prospective digital
single-electronics: logic and memory devices. The theo-
retical analysis shows3,4 that the single-electron memory
is much easier for the implementation than the logic. The
basic reason is that a logic device is necessarily a complex
system consisting of many gates interacting in a specific
way, while memory cells are independent, each of them
being a simple circuit. The operation of the logic re-
quires some kind of voltage amplification (which can be
also done parametrically5) to pass information from gate
to gate. In contrast, in the memory the storage of infor-
mation can be done in a passive way, and for the readout
only some sensing of the storage contents is sufficient (the
amplification can be done at the next stage, common for
many memory cells).
As an example, the single-electron transistor (SET)
can amplify the voltage only at temperatures6 T <
0.052 e2/CΣ where CΣ is the total capacitance of the
SET central island while in the sensing mode it can be
used at temperatures up to ∼ 0.25 e2/CΣ (the modula-
tion amplitude of the SET is still more than 10% at this
temperature). The possibility to use significantly higher
temperatures is very important for single-electronics. In
addition, the problem of random background charge can
be solved for memory (while for the logic no reason-
able solutions have been proposed so far) that is also
very important for integrated circuits. The basic idea of
the background-charge-insensitive operation proposed in
Ref.7 is to use oscillating output of the SET as a response
to the ramp-up input signal so that the phase of the oscil-
lations (which can be unpredictably shifted by the back-
ground charge) is not important. The input signal is gen-
erated during destructive readout of logical “1”, which
erases the few-electron charge stored at the floating gate
close to the SET, while there is no signal if there was no
stored charge (logical “0”). The low-temperature proto-
type of the background-charge-insensitive single-electron
memory has been demonstrated experimentally.8
There have also been a considerable number of ex-
periments (including room-temperature experiments) on
single-electron memory using different ideas (see, e.g.,
Refs.9–23). While most of them would have principal
difficulties at the realistic level of integration, the ex-
perimental success supports the optimistic prospect of
technologically practical single-electron memory.
In this paper we discuss various single-electron effects
in the memory devices. We consider the DRAM-like
and nonvolatile single-electron memories based on the
charge storage at the floating gate. (The SRAM-like
single-electron memory6 suffers from the same difficul-
ties as the single-electron logic.) In particular, we discuss
the interplay between Coulomb blockade and Fowler-
Nordheim tunneling, propose the idea of background
charge compensation, and propose the defect-tolerant ar-
chitecture for single-electron memory based on nanofuses
and nanoshorts.
Let us assume that the digital information is stored in
the form of an electric charge. Then there are at least
three aspects, for which single electrons can be impor-
tant. First, the digital bit can be represented by few or
even only one electron. Second, the Coulomb blockade
can be used as a mechanism providing bistability of the
memory cell. Third, the readout can be done using a
single-electron principle, for example, the stored charge
can be sensed by the SET. Let us consider these aspects
in more detail.
The bit representation by a single electron provides
the lowest energy dissipation for write/erase operations
and can in principle be performed even when the “float-
ing gate” has the size as small as one atom. Also, single
electron storage is the physical limit of electronics, and
in this respect it is technologically and psychologically
important. Notice, however, that in this case the bit in-
formation can be instantaneously destroyed by only one
leakage event. As a consequence, the probability of er-
ror is suppressed only linearly with the decrease of the
time before the readout (in contrast to almost exponen-
tial suppression for continuous leakage). This also leads
to impossibility of the information refreshing using simple
read-write back procedure, since there is no bit “aging”.
The straightforward way to improve reliability is to use
redundancy; for example, to store the bit simultaneously
in three memory cells and use the majority principle at
readout. However, obviously it is simpler to use redun-
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dancy inside the memory cell, which is to represent bit
by three stored electrons, so that the leakage of one elec-
tron is allowed. This decreases the leakage error proba-
bility down to P 2, where P is the error probability for
the one-electron cell, and makes possible the informa-
tion refreshing (since P 2 scales as a square of retention
time). Further increase of the number of stored electrons
leads to further reduction of the error probability. One
can expect that the optimal number of stored electrons
is somewhere between 5 and 30. Notice, however, that
this number should be controlled with single-electron ac-
curacy: the usual Poisson distribution n ± √n is unac-
ceptably wide when n <∼ 30.
A different method to improve the reliability of a mem-
ory cell with one electron per bit is to readout simultane-
ously a block of cells and use the idea of “control sums”.
For example, using 2N extra cells as control sums for
columns and rows of a N ×N block of cells, one can eas-
ily restore the loss of one bit and, hence, reduce the error
probability down to ∼ P 2. Additional control sums can
restore the loss of more than one bit, that suppresses fur-
ther the error probability. (Actually, the use of columns,
rows, or diagonals of a block for control sums is obvi-
ously not the best way of introducing redundancy. Using
standard coding algorithms24 one can restore up to 11%
of errors by doubling the numbers of memory cells.) So,
for the single-electron representation of a bit, the reli-
able information storage can also be achieved, however,
the few-electron representation of a bit (inside one mem-
ory cell) makes it significantly simpler and seems more
natural for random access memory.
The charge storage requires very low leakage rate for
both logical states while write/erase time should be suf-
ficiently fast. In the present-day DRAMs this is achieved
by the use of field-effect transistor (FET) as a switch.
Unfortunately, the SET cannot replace FET for this pur-
pose because of significant cotunneling rate,1 so other
principles are necessary. A promising principle is the
control of the tunnel barrier by the gate electrode.25 For
single-electron memory a similar principle has been used
in the experiments or Refs.11,16 (which have been dis-
cussed using the terminology of multiple-tunnel-junction
SET).
Besides the gated operation of charge write/erase pro-
cedure, one can consider non-gated operation similar to
that used in the conventional nonvolatile memories.26
The idea is to use a threshold-like behavior of the charg-
ing rate as a function of the voltage between the storage
floating gate and the word (or bit) line. Then the long
retention time is achieved if the voltage due to charg-
ing of floating gate capacitance as well as the half-select
write/erase voltage are below the threshold, while fast
write/erase operation occurs when the external full-select
voltage exceeds the threshold.
A natural for single-electron memory idea is to use
the Coulomb blockade for such a threshold. For exam-
ple, it can be provided by the array of small-capacitance
tunnel junctions similar to that used in single-electron
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FIG. 1. Inset: the characteristic time τ = CsV/I of the
continuous charging of a floating gate through 4nm/5nm/4nm
trilayer barrier n+Si/Si3N4/AlN/Si/Si3N4/n
+Si. Main fig-
ure: the probability distribution of the floating gate poten-
tial Vs after the charging, for several values of the voltage
e/Cs corresponding to a single electron at the floating gate:
e/Cs =0.03 V (dots), 0.1 V (squares), 0.3 V (diamonds), 1
V (crosses), and 3 V (triangles). Symbols correspond to the
floating gate background charge q0 = −e/2.
traps (see, e.g. Ref.10 and references therein). Unfortu-
nately, the random background charges lead to unaccept-
ably wide distribution of the Coulomb blockade thresh-
olds and Coulomb blockade barrier heights.3
Another way is to use the threshold-like dependence of
the conventional Fowler-Nordheim tunneling. The prob-
lem is that in this case there is no sharp threshold, and as
a consequence the ratio of the retention and write/erase
times is not sufficiently large. The situation can be sig-
nificantly improved by the use of the tunnel barriers of
crested shape7,27 so that not only the width but also the
height of the barrier decreases with the applied voltage.
The crested barrier can be fabricated using δ-doping,
composition grading, or layered structure.
We have studied the single-electron charging of the
floating gate by Fowler-Nordheim tunneling using the
following simple “orthodox” model.1 The tunneling rate
Γ = I(Veff )/e is determined by the effective voltage
Veff = Vw −
e
2Cs
− q0 − ne
Cs
(1)
where Vw is the contribution due to externally applied
write/erase voltage, n is the number of extra electrons
on the floating gate which changes during charging, q0
is the background charge, and Cs is the storage float-
ing gate capacitance. For the “seed” I-V curve I(V ) we
used the model of Ref.28 applied to the 4nm/5nm/4nm
trilayer crested barrier with parameters corresponding
to n+Si/Si3N4/AlN/Si/Si3N4/n
+Si. The inset in Fig.
1 shows the classical recharging time (defined as τ =
CsV/I) as a function of the voltage V across the barrier.
Since the tunneling is a stochastic process, the number
n of stored electrons after the application of voltage Vw
2
during time τw, is random. So, after the external voltage
is removed, the potential Vs = (q0−ne)/Cs of the floating
gate can be characterized by the probability distribution.
Fig. 1 shows numerically calculated distribution of Vs
for Vw = 10 V, τw = 10 × τ(Vw), and several values
of the single-electron voltage e/Cs: 0.03 V (dots), 0.1
V (squares), 0.3 V (diamonds), 1 V (crosses), and 3 V
(triangles). The symbols correspond to the background
charge q0 = −e/2 while the lines show the probability
densities after the averaging over random q0 (normalized
in a way that the lines go through the symbols).
One can see that the probability distribution is rela-
tively narrow when e/Cs is small, and in this case there
is essentially no difference between the random and well-
defined q0. The distribution width grows with e/Cs, and
in the case e/Cs ∼ Vs the fluctuations are unacceptably
strong for the reliable information storage. The curve
width continue to grow when e/Cs becomes larger than
typical Vs of the classical charging. However, if q0 is well-
defined, the probability distribution collapses into single
well-predictable value of Vs. Moreover, the voltage Vs in
this case can be considerably larger than for small e/Cs,
that can be useful for the readout. It is important that
the effective voltage which determines the retention time
is Vs−e/2Cs (less than Vs); so for q0 = −e/2, large e/Cs,
and one stored electron (the upper triangle in Fig. 1) this
voltage is exactly zero that can significantly improve the
charge retention. The probability of a “dynamic” error
due to finite write/erase time τw in the symmetric one-
electron case (q0 = −e/2) decreases exponentially with
τw, Pe = exp(−Γτw) where Γ−1 = τ(Vw)e/CsVw is deter-
mined by the full write voltage Vw. This is obviously an
advantage13 in comparison with the case of small e/Cs,
in which the voltage gradually decreases in the process
of charging, gradually decreasing the charging rate.
The analysis above shows that there are two prefer-
able modes of operation. Either the bit should be repre-
sented by many (>∼ 10) electrons (then there is no need
to control q0) or it should be just one electron (and q0
is well-controlled), while in the few-electron regime the
fluctuations of the stored charge are very strong. As one
can see from Fig. 1, the typical voltage e/Cs in the one-
electron regime should be about few volts that obviously
suggests the use of single atoms as “floating gates” (the
randomness of the location can be avoided using self-
assembly). For single atoms the fluctuations of q0 are
naturally small since the chemical environment is well
defined. (Actually, for single atoms the “orthodox” the-
ory should be modified29, and instead of q0 fluctuations
we need to consider the variation of the electron affinity.)
Using the language more natural for atoms, the best case
q0 = −e/2 corresponds to the impurity energy exactly at
the Fermi level, so that both occupied and empty states
are equally stable. Notice that the use of single atoms
can be easily combined with the idea of few-electron bit
representation if few atoms (located sufficiently far from
each other) per memory cell are used.
Now let us discuss the readout of the stored charge.
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FIG. 2. Single-electron memory cell with the SET readout
using the background charge compensation. The informa-
tion is stored as a charge of the upper floating gate and is
read out by the SET consisting of two tunnel junctions be-
tween the SET island and two bit lines. The SET background
charge is compensated by the charge of lower floating gate.
Graded tunnel barriers improve the Fowler-Nordheim charg-
ing of floating gates from two word lines.
There is an experimental evidence14 supported by the
theoretical analysis30 that FET can be used for sensing
the charge at the size scale down to 10 nm. Another
option (which seems to be preferable only at the size
scale below 10 nm) is the use of SET. Besides the prob-
lem of low operation temperature which will become less
severe when the few-nm technology is available, another
principal problem for integrated SET devices is the back-
ground charge fluctuations.3,4 One proposed solution7 is
the background-charge-insensitive operation. Here we
propose a different solution.
The idea is to tune (compensate) individually the back-
ground charge Q0 of each SET. From the first sight this
seems impossible in an integrated circuit. However, the
simple uniform architecture of the memory allows the lo-
cal self-compensation procedure. Instead of tuning the
background charge by the voltage applied to an extra
gate (that is typically used in present-day single-electron
experiments) we propose to use extra floating gate. Fig. 2
shows the memory cell consisting of storage floating gate
(it can be replaced by single atoms as discussed above),
SET to sense its charge, and Q0-compensating floating
gate (CFG). If the dimensionless coupling between the
CFG and the central island of the SET is about 0.1, then
placing the proper number of electrons on CFG we can
control Q0 with the accuracy of 0.1 e that is sufficient for
predictable readout from the SET.
The CFG is charged by the Fowler-Nordheim tunnel-
ing from the extra word line (see Fig. 2) and the amount
of charge is determined by the voltage applied between
this line and bit lines connected to SET. The compen-
sation procedure can be done in the following way. The
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storage floating gate is prepared in logical state “0”, the
SET is biased, and the ramp-up voltage is applied to one
of the word lines (or both). The SET output performs
the oscillations, the phase of which carries the informa-
tion about Q0. After amplification by the sense amplifier
connected to the bit line, this signal is used to determine
the proper magnitude of the voltage pulse to be applied
between compensating word line and bit lines (an iter-
ative sequence of trials and tests can be useful). The
compensating pulse should be applied to the bit lines to
allow simultaneous compensation procedure for all cells
connected to the same word line. Since the compensation
procedure requires the charge erasure from the storage
gate, it can naturally be combined with the information
refreshing.
Besides the presence of the CFG and extra word
line, the layout and the basic parameters of the Q0-
compensated single-electron memory is similar to that
of background-charge-insensitive memory of Ref.7. In
particular, the room temperature operation can also be
achieved at ∼4 nm minimum feature size (20 nm × 40
nm total area per cell). The important advantage in com-
parison with the background-charge-insensitive memory
is the possibility of nondestructive readout. This also im-
plies the reduction of the stored charge and/or coupling
between the SET and storage gate, because this charge
reduced to the SET input should no longer correspond
to several Coulomb oscillations but only to a fraction of
the period instead.
If the SET operates in the high-temperature “analog”
regime (T ∼ 0.2e2/CΣ) then the destructive readout re-
mains the only reasonable option. The SET should be
tuned to the most sensitive operation point of the con-
trol characteristic and the output SET current before and
after the attempted bit erasure should be compared. It
is important that other SETs connected to the same bit
line are also biased and contribute to the current noise.
The maximum number M of SETs per sense amplifier
is determined by the bandwidth and acceptable signal
to noise ratio, and in this case is comparable to that of
background-charge-insensitive memory, i.e. M ∼ 102. In
the low-temperature regime (T <∼ 0.05e2/CΣ) the current
and noise from half-selected SETs (biased but not se-
lected by proper gate voltage) can be strongly suppressed
by the Coulomb blockade, so the SET can essentially op-
erate as a switch. This provides much better signal to
noise ratio and allows for a nondestructive readout as
well as a significant increase of M in Q0-compensated
single-electron memory.
The architecture of the single-electron memory should
obviously differ from that of conventional memory. First,
if the SET is used for the readout, then the relatively high
output impedance of the SET requires quite short local
bit lines in order to reduce their charging time. Second,
with the strong decrease of the feature size and possible
use of the molecular electronics technology, one can ex-
pect the reduction of the yield per memory cell,31 so the
architecture should be able to tolerate significant frac-
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FIG. 3. The basic idea of local defect-tolerant architecture
for single-electron memory using nanofuses and nanoshorts.
The short pieces of bit lines are rerouted by one-time switch-
ing of nanofuse-nanoshort pairs to avoid defective cells, so
that the lines look nondefective from outside.
tion of defects. We propose here a novel defect-tolerant
memory architecture based on nanofuses and nanoshorts
(which can be useful for any ultradense memory).
The main idea is the local physical rerouting of the
bit (or word) lines in order to avoid defective cells. In
contrast to the logic, the uniform memory organization
allows us to test each memory cell (of course, such testing
can be done in parallel for many cells). For significant
fraction of defects, any long bit line would contain de-
fects. So only rejection of relatively small pieces of the
line is possible and the architecture should necessarily be
local. The significant fraction of defects also makes it
impossible to store the information about the defective
cells and then switch the addresses logically, since it could
require storage space comparable to the total available
memory. The problem can be solved by physical rerout-
ing of bit lines to replace the relatively short defective
pieces by good ones from the local reserves. This is done
once during the testing procedure while from the outside
(global level of hierarchy) all the lines look nondefective.
Fig. 3 illustrates the idea of rerouting. The cells are or-
ganized in blocks of the relatively small size k × (l+ la),
where k × l cells are normally used while k × la cells
are “in reserve”. If during the testing a cell is found
to be defective, the corresponding line of k cells should
be replaced by the line from reserve. For this purpose
we need two types of switches: nanofuses (which can be
blown to disconnect the line) and nanoshorts (which can
connect lines). Notice that each switch is used at most
once, so it can be a quite simple and therefore reliable
nanoscale device. The importance of nanoswitches for
any type of nanoelectronics has been previously empha-
sized in Ref.31 and the experimental progress has been
already reported.32
The blown nanofuse disconnects the defective line of k
cells; instead, the switched nanoshort connects another
line of k cells to the same global bit line so that from
outside the addressing does not change. Since the global
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bit line should pass through much more than k cells, we
either need to return to the main bit line after the detour,
switching another nanofuse/nanoshort pair, or use the
idea of local k-long branches connected to the global bit
line “in parallel”.
The optimal values of k, l, and la obviously depend on
the expected fraction p of defective memory cells. Notice
that the idea works even if p is comparable to unity. (In
this case one can use k = 1, l = 1, and sufficiently large
la ∼ −10 lnp.) If in a bad luck case la lines prepared for
the replacement are not sufficient for defect-free opera-
tion, the rerouting of a longer piece of the bit line can be
used at the next level of hierarchy.
The switching of nanofuses and nanoshorts requires
extra wires for their selection, which are not discussed
here. Also, we assumed perfect wires and nanoswitches.
This assumption seems to be reasonable, since the mem-
ory cell is a more complex device and, hence, has much
larger chance to be defective. The rare defects of wires,
nanofuses, and nanoshorts can be treated by conventional
means.
In conclusion, we have discussed various aspects of
the single-electron memory operation. First, the anal-
ysis of the Fowler-Nordheim charging of a floating gate
in a single-electron regime shows that the most preferable
mode of operation is when two logical states differ by ex-
actly one electron on a floating gate, which itself has the
background charge q0 = −e/2. This suggests the use of
single impurity atoms at the Fermi level as floating gates.
Second, the operation of the single-electron transistors
for memory readout can be significantly improved by us-
ing the proposedQ0-compensation procedure employable
in integrated design. Third, the proposed defect-tolerant
memory architecture based on nanofuses and nanoshorts
can provide reliable operation even in the case of signif-
icant fraction of defective memory cells. Leaving aside
the major present-day obstacle for single-electron mem-
ory, which is the need for reliable few-nm technology, the
overall prospect of the development of integrated single-
electron memory within next 10-20 years seems to be
quite optimistic.
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